IIJ Vol. 2 / No. 1 (2010)

Title: FPGA Simulation of AD Converter by using Giga Hertz Speed Data Acquisition for Partial Discharge Detection

Authors: Emilliano, Chandan Kumar Chakrabarty, Ahmad Basri, Agileswari K. Ramasamy, andLee Chia Ping

Affiliation: Universiti Tenaga Nasional, Selangor Darul Ehsan, Malaysia

Abstract: Currently, FPGA (Field Programmable Gate Array) technology is being widely used for accelerator control owing to its fast digital processing capability.This paper is purely a model to determine the design circuit to implement Partial Discharge (PD) detection in FPGA technology. The research shall involve ISE Simulator version 9.2i (Xilinx) and Very high integrated circuit Hardware Description Language (VHDL) programming to evaluate the use of Field Programming Gate Array (FPGA) for the detection and counting of partial discharge signals in underground cable. The impulse signals at the input data have very fast rise time in the range of 1 ns to 2 ns..

Keywords: Partial Discharge Detection, FPGA Simulation, FPGA Technology, ADC with Peak Detector Block, Real Time Processing, Underground Cable, Counter with Reset Block, VHDL Programming.

Full text: PDF

 

 

 

Open Access Publication Policy

The Internetworking Indonesia Journal provides open access to all of its content on the principle that making research freely available to the public supports a greater global exchange of knowledge. This follows the philosophy of the Open Journal Systems (see the Public Knowledge Project at pkp.sfu.ca). The journal will be published electronically and there are no subscription fees. Such access is associated with increased readership and increased citation of an author's work.

Publication Frequency

The Internetworking Indonesia Journal is published twice a year (semi-annual) in electronic format (PDF), carrying papers both in Bahasa Indonesia and in English. The journal does not accept requests for the translation of submitted manuscripts.

Website templates